

FIG. 1




FIG. 3




FIG. 2




FIG. 4

A1A2 framer and byte alignment circuit




FIGURE 5

A1A2 Framer using CAM

After power up we do not know where we are in the frame. Bits are clocked into the deserializer and then they are shifted across the CAM data inputs a byte at a time.




FIGURE 6

A1A2 Framer using CAM





FIGURE 7

8x24 Single Match Mode CAM
(can be 8x23)

A1A2 Framer using CAM



A1A2 Framer using CAM




FIGURE 9

A1A2 framer and byte alignment circuit




FIGURE 10

A1A2 Framer using CAM




FIGURE 11

Extending the idea to 20-bit bus

- Serial to Parallel bus can be 8-bit, 10-bit, 16-bit or 20-bit.
- We will need to be able to operate with any one of these bus configurations.
- This shows how data would map from the serial to parallel converter to the shift register and into the CAM for a 20-bit parallel data SERDES.




FIGURE 12

Actual CAM table for 20-bit bus





FIGURE 13

Extending idea to 16-bit bus

- This shows how data would map from the serial to parallel converter to the shift register and into the CAM for a 16-bit parallel data SERDES.



Actual CAM table for 16-bit bus




FIGURE 15

Extending idea to 10-bit bus

- This slide shows how data would map from the serial to parallel converter to the shift register and into the CAM for a 10-bit parallel data SERDES.

We will assume that the CAM size has already been set by the 20-bit bus width case and so we will use muxes as shown below for the 10-bit bus width case.

Alternatively, we could have increased the size of the CAM to eliminate the need for the muxes.

Need SERDES parallel register (10) + pattern length A1A2 (16) - 1
total number of shift register bits wide = 25

Here we have a 35-bit shift register and map the bits a little differently. We set the 10 bits that are not used to '0', use muxes to shift the data.

The first 20-bit shift register is now 2 virtual 10-bit shift registers
The CAM depth is the number of SERDES parallel bits = 10

So, the CAM would need to be 10×35 , although it will be 20×35 because the 20-bit case set the depth requirement
Entries 11 to 20 will be all U




FIGURE 16

TO 20x35 CAM DATA INPUTS

Actual CAM table for 10-bit bus




FIGURE 17

Extending idea to 8-bit bus

- This slide shows how data would map from the serial to parallel converter to the shift register and into the CAM for a 8-bit parallel data SERDES.

Need SERDES parallel register (8) + pattern length A1A2 (16) - 1

total number of shift register bits wide = 23

The actual width is 27 due to (2) 2-bit gaps

Where we have a 35-bit shift register and map the bits a little differently

We set the 10 bits that are not used to '0', use muxes to shift the data

The first 20-bit shift register is now 2 virtual 10-bit shift registers

The CAM depth is the number of SERDES parallel bits = 8

We have 2 gaps where the 10-bit data bits 9 and 10 are skipped over

S, the CAM would need to be 8×35 , although it will be 20×35

because the 20-bit case set the depth requirement

Entries 9 to 20 will be all U




FIGURE 18

TO 20x35 CAM DATA INPUTS

Actual CAM table for 8-bit bus




FIGURE 19

CAM Table for matching multiple F6's followed by multiple 28's for a 20-bit bus width

When matching a SONET framing pattern F6F62828, the state machine would look for two consecutive matches in the top half of the table followed by two corresponding consecutive matches in the bottom half of the table.

28

Figure 20

CAM Table for matching multiple F6's followed by multiple 28's for a 16-bit bus width

When matching a SONET framing pattern F6F62828, the state machine would look for two consecutive matches in the top half of the table followed by two corresponding consecutive matches in the bottom half of the table.

28

Figure 21

CAM Table for matching multiple F6's followed by multiple 28's for a 10-bit bus width

When matching a SONET framing pattern F6F62828, the state machine would look for two consecutive matches in the top half of the table followed by two corresponding consecutive matches in the bottom half of the table.

F6

28

Figure 22

CAM Table for matching multiple F6's followed by multiple 28's for a 8-bit bus width

When matching a SONET framing pattern F6F62828, the state machine would look for two consecutive matches in the top half of the table followed by two corresponding consecutive matches in the bottom half of the table.

6

82

Figure 23

CAM Table for matching comma characters K28.5- (negative disparity) and K28.5+ (positive disparity) for a 20-bit bus width

Figure 24

CAM Table for matching comma characters K28.5- (negative disparity) and K28.5+ (positive disparity) for a 10-bit bus width

Figure 25




Figure 26

*AAA is the code that selects the right tri_state buffers based upon the CAM Match Flags




Figure 27

¹Number of bits will increase to support the binary encoding of the number of CAM table entries.

²There is a separate counter that will count to 125 us that is used for framing.

³Number of state bits will be determined by the largest number of programmable states that are required to accommodate all desired state machines.

⁴Number of encoded bytes select bits will increase to support a larger bus width.